A low jitter dual loop DLL with multiple VCDLs has been developed. This DLL whose locking range is 150-600MHz, allows unlimited phase shift without noise sensitivity issues. A built-in duty cycle corrector guarantees 50% duty cycle under severe transistor mismatch.
Architecture
Delay-locked loop is an indispensable building block as a clock synchronization circuitry in high speed interface. The common difficulty with DLLs is the limited phase range which may invoke failure in locking at start-up and supply/ temperature variations [1] [2] [3] . Dual loop architecture was used to achieve unlimited phase shift by using phase interpolation in 2nd loop [2] . Phase interpolation uses two small slew-rate clocks to obtain linear results, which has the possibility of the increased dynamic noise sensitivity and jitter.
We introduce a new dual loop DLL architecture, which is shown in Fig. 1 . Reference loop is composed of 4 main delay cells and locked to 180 o out of phase. This loop provides 4 evenly distributed clocks to main loop. Main loop, comprised of 4 sets of VCDLs and a controller, selects one of 4 clocks as iCLK with respect to other clocks according to the phase relationship. Fig. 2 shows the timing diagram of main loop. While i0 o clock is selected, this clock freely moves in the normal range, from the rising edge of i270 o to that of i90 o . When iCLK escapes from this normal range, 'select up' or 'select down' is generated by the window finder block in Fig. 1 and iCLK is changed to one of neighboring clocks by the state decoder block. Then, i0 o clock returns to the initial phase position. Clock switching at 4 quadrant boundaries can be repeated in this manner, to cover the entire phase range. Thus, the unlimited phase shift in main loop is implemented by multiple VCDLs.
Delay control of VCDL in main loop must be optimized between two conflicting conditions, operating range and power consumption. In order to reduce the number of required delay cells, we adopt differential delay control scheme, where the phase of iCLK moves in the opposite direction than other clocks. This control scheme incorporates two charge-pumps, CP1 and CP2 in Fig. 1 with crossed inputs from PD. There are two choices in differential delay control scheme as shown in Fig. 3 . In Fig. 3(a) , all clocks move with same speed and a half of reference loop delay cells per VCDL is needed because the range of a VCDL amounts to 90 o (±45 o ). But when iCLK moves clockwise after counterclockwise switching, there is the problem of losing the lock due to the limited range. In Fig. 3(b) , 3x speed difference is present between iCLK and other clocks. This arises from the fact that CP1 has 1 loop filter and CP2 has 3 loop filters. In this scheme, 3 delay cells per VCDL are sufficient due to the cover range of 135 o (3 quarters of reference loop delay line). Then, clock switching is possible in any direction without losing the lock.
Low Jitter Scheme
Jitter performance of DLL strongly depends on the delay characteristics of delay line with supply noise injection. Supply noise sensitivity can be minimized through a replicabias scheme in Fig. 4 . The replica bias circuit which consists of replica delay cell and an op-amp, sets the low swing level of the delay cell to V ref . In general, the V ref voltage tracks the supply variations with same amount. However, this is not the optimal solution due to the variation of op-amp gain and tail current source. In this design, when there is a supply variation of δVdd, the V ref signal generated by a pMOS and 2 resistors has the predetermined variation, which is the function of the change of V X in M 1 . This reduced swing, δV ref compensates the variation due to supply noise and is kept almost constant under moderate process variations of R 1 , R 2 and M 1 .
Duty Cycle Corrector The resolution of duty cycle correction is critical to guarantee the maximum valid sampling window for double data rate transfer in DRAM application. Transistor mismatch in DCC can be a serious error factor especially under deep sub-micron technology [4] . Conventional duty detection block with pMOS loads[1] is sensitive to mismatch of loads. Duty detection block in Fig. 5 is based on two stacked source coupled pairs. Source coupled pairs are immune to device mismatch due to the current steering capability. Transistors in boxed area comprises in self-bias[5] through the dynamic adjust by clock inputs. DCC simulation with proposed duty detection block achieves < ± 2ps duty cycle error under A VT =8mV⋅µm and A β =3%⋅µm.
Experimental Results
The test chip was fabricated using a 0.25µm 5 metal digital CMOS technology, as shown in Fig. 6 . With 2.5V supply, it operates in the range of 150 -600MHz and dissipates 60mW at 400MHz. Fig. 7 is the jitter histogram of the clock output. The peak-to-peak jitter is 54ps(RMS: 6.7ps) at 400MHz with quiet supply. With 300mV 2.5MHz square wave supply noise, the peak-to-peak jitter is 166ps. Table I summarizes the main features of the prototype DLL.
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